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Abstract
In this paper we test real high-performance computing codes on an Arm-based HPC system developed within the Eu-
ropean project, Mont-Blanc 3. The system is called Dibona, it has been integrated by Bull/ATOS and it is powered by the
latest Marvell’s CPU, ThunderX2, the same CPU powering the Astra supercomputer, the rst Arm-based supercomputer
entering the Top500 in November 2018. We study from micro-benchmarks up to large production codes. We include an
interdisciplinary evaluation of three scientic applications (a nite-element uid dynamics code, a smoothed particle
hydrodynamics code, and a lattice Boltzmann code), focusing on parallel and energy eciency as well as studying their
scalability up to thousands of Arm cores. Also, we compare performance and energy gures with the ones obtained
on state-of-the-art Tier-0 supercomputers.
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1. Introduction
The Arm architecture is gaining signicant traction in
the race to Exascale. Several international collaborations
including the Japanese Post-K, the European Mont-Blanc,
and the UK’s GW4/EPSRC announced the adoption of Arm
technology as a viable option for high-end production
HPC systems. For the rst time during November 2018
the Astra supercomputer, powered by Marvell’s Cavium
ThunderX2 assembled by HPE and installed at the San-
dia National Laboratories (US), has been ranked in the
Top500 list. For more than six years, research projects
in collaboration with industry evaluated Arm-based sys-
tems for parallel and scientic computing advocating the
higher eciency of this technologymutated from themo-
bile and the embedded market.
Computational requirements of scientic and indus-
trial applications are increasing. As a consequence the
high-performance computing (HPC) market is also grow-
ing steadily in double digits according to one of the latest
report of Hyperion Research1. This market growth goes
hand in hand with the appearance of a jungle of new
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technologies and architectures that will help diversifying
themarket and level the prices from the economical point
of view. From the technical point of view, however, it is not
always clear which are the implications in terms of perfor-
mance and energy consumption of new technologies en-
tering datacenters. The most prominent example of this
phenomenon is the adoption of GP-GPUs in HPC: even if
the benet of using graphical accelerators were shown in
the early 2000, it is only now, after more than 10 years,
that datacenters consider GP-GPU a well established HPC
technology. A very similar dynamic is happening with the
adoption of Arm CPUs.
In this blurry scenario, we performed our study to help
the HPC application scientists to understand the real im-
plications of using new technologies for their simula-
tions. We targeted the latest Arm-powered CPU by Marvell
(former Cavium) that oers close to state-of-the-art per-
formance. Our work follows a bottom up approach: we
start from the micro-benchmarking of the Dibona clus-
ter, the system powered by the Arm CPU under evalua-
tion, moving then to a higher level evaluation using dif-
ferent HPC applications. We selected classical HPC work-
loads, proved to be scalable on dierent state-of-the-art
HPC architectures and we measure their performance at
scale as well as their energy footprint. By doing so, we
de-facto explore dierent architectural congurations of
CPUs and we show that, while the ISA does not seem to
make a big dierence in the nal overall performance,
the micro-architectural choices (e.g., the size of the SIMD
units or the organization of the memory hierarchy) and
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the software congurations (e.g., compilers) are vital fac-
tors for delivering a powerful and ecient modern HPC
system.
The main contributions of this paper are: i) we provide
a micro-benchmarking of the Dibona system, powered by
the latest Arm-based CPU, Marvell ThunderX2, who made
its way to datacenters focusing on its performance for
HPC; ii) we evaluate the Dibona cluster at scale, compar-
ing three production codes running on several nodes; iii)
we analyze the power drain of Dibona under HPC work-
load comparing it with other state-of-the-art HPC tech-
nologies.
The rest of the document is structured as follows: In
Section 2 we introduce the context of our evaluation and
in Section 3 we detail the hardware features of the HPC
clusters used in the following sections. Section 4 is dedi-
cated to introduce the HPC applications and their charac-
terization when running on Dibona. Section 5 is reserved
to energy measurements and comparisons. In Section 6
we report the result of our tests at scale on Dibona and
other Tier-0 HPC clusters. We conclude with Section 7
where we summarize our evaluation experience.
2. Related Work
Several papers have been published with the prelim-
inary analysis of benchmarks and performance projec-
tions of Arm-based SoCs coming from themobile and em-
bedded market [1, 2, 3, 4, 5]. More recently tests on Arm-
based server SoCs also appeared in the literature [6, 7].
The most relevant and recent work focusing on evaluat-
ing the ThunderX2 CPU is the one of McIntosh-Smith at al.
in [8]. They evaluates Isambard, a high-end Tier-2 system
developed by Cray in the framework of the GW4 alliance.
While they provide an extensive single-node evaluation,
we complement their contribution evaluating HPC appli-
cations at scale.
For our evaluation we choose three HPC production
codes: Alya [9] a nite elements code handling multi-
physics simulations developed at the Barcelona Super-
computing Center, already studied on dierent architec-
tures in [10, 11]; A Lattice-Boltzmann code LBC [12] using
the BGK approximation for the collision term [13]. Even if
it is not a full-production code, it mimics the typical be-
haviour of Lattice Boltzmann simulations used both for
advanced uid dynamics studies [14] and architectural
evaluation [15, 16]; Tangaroa is a smoothed particle hy-
drodynamics code which implements most of the numer-
ical schemes presented in [17].
The use of Arm-technology in HPC has been alsomoved
by energy ecient arguments. Like several others, we try
to address them comparing the performance and the en-
ergy to solution of our three test cases on dierent archi-
tectures. Radulovic et al. in [18] provide a wide study of
emerging HPC architectures including their performance
and eciency. However they focus mostly on bench-
marks and kernels, while we evaluate complex codes
used for production of scientic results (e.g., Alya). Jarus
et al. in [19] also study the performance and eciency of
CPUs by dierent manufacturer for HPC. They focused on
HPL providing for each CPU an extrapolation of the rank-
ing in the Green500. As already mentioned, our contribu-
tion decided to focus less on benchmarks and more on
real application. It has also to be mentioned that the CPU
technology that we are evaluating is a state-of-the-art
product targeting the datacenter market and not a tech-
nology borrowed from the embedded world. D’Agostino
et al. in [20] as well as McIntosh et al. in [8] also ana-
lyze the cost eciency of emerging technologies in HPC.
We prefer to leave the variable of the price out of the
equation in our comparison since it involves a negotia-
tion process that we do not control and would make in
our opinion the comparison less relevant.
3. Hardware Characterization
Most of the results of this paper are gathered on a
new HPC Arm-based cluster, called Dibona. We also
report performance measurements and scalability on
MareNostrum4, the Tier-0 supercomputer installed at the
Barcelona Supercomputing Center (BSC) and Hazel Hen,
the production system deployed at the High-Performance
Computing Center Stuttgart (HLRS) as both represent
well-known baselines HPC architectures.
We start this section introducing the technical speci-
cation of both systems. The rest of the section is ded-
icated to a micro-benchmarking Dibona, the Arm-based
platform selected for our study.
3.1. The MareNostrum4 Supercomputer
MareNostrum4 is a Tier-0 supercomputer in production
at Barcelona Supercomputing Center (BSC) in Barcelona,
Spain. Its nodes are based two Intel Xeon Platinum 8160
CPUs with 24 cores and 6 DDR4-3200 memory channels 2,
with a total number of 3456 nodes available. Each com-
pute node is equipped with 96 GB of DDR4-3200. The
interconnection network is 100 Gbit/s Intel Omni-Path
(OPA). MareNostrum4 runs Linux 4.4.12 kernel and it uses
SLURM 17.11.7 as workload manager. In this supercom-
puter, we perform our scalability study presented in Sec-
tion 6.
3.2. The Hazel Hen Supercomputer
Hazel Hen is a Cray XC40 system with roughly 7700
nodes consisting of two sockets with Intel Xeon E5-2680
v3 Haswell CPU, with 12 cores each. Each node 128 GB of
memory connected with 4 DDR4 2133 memory channels3.
A total of 41 cabinets are interconnected by a Cray Aries
network with dragony topology. Hazel Hen runs Linux
kernel 4.4.73 and uses Moab 9.1.1 as workload manager.
2https://www.bsc.es/user-support/mn4.php
3https://www.hlrs.de/systems/cray-xc40-hazel-hen
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In this paper, Hazel Hen is used for comparison of single-
node performance, scalability across nodes, and energy
consumption in Sections 4.2, 6.2, and 5.2, respectively.
3.3. The Dibona Cluster
The Dibona cluster is the main outcome of the Euro-
pean project Mont-Blanc 3. It has been designed and in-
tegrated by ATOS/Bull and evaluated by the Mont-Blanc
3 partners during between September 2018 and February
2019 [21]. The cluster is based on the high-end ATOS/Bull
Sequana HPC infrastructure and it can seamlessly house
Armv8 or x86 compute node. For the performance and
energy comparison in Section 5 we took advantage of the
modularity of the Sequana infrastructure, since we used
three x86-based nodes, powered by Intel x86 Skylake 8176
running at 2.1 GHz with 6 DDR4-2666memory channels, of-
fering a power monitoring infrastructure identical to the
Arm-based nodes.
Each Arm-based compute node is powered by two Mar-
vell ThunderX2 CN9980 CPUs, each with 32 Armv8 cores,
32 MB L3 cache and 8 DDR4-2666 memory channels. The
total amount of RAM installed is 256 GB per compute
node. Compute nodes are interconnected with a fat-tree
network, with a pruning factor of 1/2 at level 1 with Mel-
lanox IB EDR-100 switches. A separated management
1 GbE network is employed for the management of the
cluster and a network le system (NFS). Dibona runs
Linux 4.14.0 kernel and it uses SLURM 17.02.11 patched by
ATOS/Bull as job scheduler.
3.3.1. Dibona Memory Subsystem
We evaluate the memory bandwidth using the
STREAM [22] benchmark. Our study also includes a
side-by-side comparison with MareNostrum4. Table 1
shows a brief overview of the memory subsystem of each
machine.
Dibona MareNostrum4
L1 cache size 32 kB 64 kB
L2 cache size 256 kB 256 kB
L3 cache size 32 MB 33 MB
Main mem. tech. DDR4-2666 DDR4-3200
# of channels 8 6
Peak bandwidth 341.33 GB/s 307.20 GB/s
Table 1: Memory subsystem overview for Dibona and MareNostrum4
We run the benchmark by xing the problem size in
each platform and increasing the number of OpenMP
threads. We report the results of the Triad function
as a representative kernel since the rest of the kernels
have a similar behavior. Threads are pinned to cores
by using OMP_PROC_BIND=true distributing the threads
evenly across both sockets and minimizing the number
of threads accessing the same L2 cache. Figure 1 shows
the achieved bandwidth. The x − axis represents the
number of OpenMP threads and the y − axis indicates
the maximum bandwidth achieved throughout 200 exe-
cutions of the kernel. The gure also include two hori-
zontal lines representing the theoretical peak bandwidth
of each machine. Please note that the DDR technology is
dierent: Dibona uses DDR4-2666, with a theoretical peak
of 21.33 GB/s per channel; and MareNostrum4 uses DDR4-
3200, with a theoretical peak of 25.60 GB/s per channel.
In the case of Dibona, we run the benchmark with its base
frequency of 2.0 GHz.
Figure 1: STREAM Triad Best bandwidth achieved over number of
OpenMP threads in two sockets. Thread binding: Interleaved
With interleaved binding, Dibona reaches 228.62 GB/s
(67% of the peak) in the Triad kernel when running
with 64 OpenMP threads (i.e., one full node) while
MareNostrum4 obtains 171.89 GB/s (56% of the peak) with
48 OpenMP threads.
3.3.2. Floating Point Throughput
We designed a micro-kernel to measure the peak oat-
ing point throughput of the machine. We call this code
FPU_µKernel and contains exclusively fused-multiply-
accumulate assembly instructions with no data depen-
dencies between them. The kernel has four versions dis-
tinguishing between i) scalar and vector instructions; and
ii) single and double precision. The Dibona nodes are
based on the Armv8 architecture with the NEON vector
extension. The base ISA has oating point instructions
which accept single and double precision registers as
operands. In this case, the kernel uses the instruction
FMADD. The NEON extension is a vector ISA that allows for
128 bit vector registers (two double precision or four sin-
gle precision data elements per register). The kernel uses
the NEON vector instruction FMLA. In contrast, MareNos-
trum4 nodes are based on the x86 architecture with the
AVX512 vector extension. Although the x86 ISA has oating
point instructions that run on the FPU, it is recommended
to use the more recent SIMD instructions so the compiler
will automatically translate a * b + c to VFMADD132SS
or VFMADD132SD for single and double precision, respec-
tively. We implemented the SIMD version of the kernel to
use AVX512 instructions VFMADD132PS for single precision
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and VFMADD132PD for double precision. This means that
the scalar version of the code in the x86 architecture will
use vector instructions with the same behavior as scalar
oating point instructions. The theoretical peak of the
vector unit can be computed as the product of i) the vec-
tor size in elements (e.g., four single precision elements
in NEON); ii) the number of instructions issued per cy-
cle; iii) the frequency of the processor; iv) the number
of oating point operations made by the instruction (e.g.,
fused-multiply-accumulate does two oating point oper-
ations).
FMLA VFMADD
Precision Single Double Single Double
Vec. Length 4 2 16 8
Issue/cycle 2 2 2 2
Freq. [GHz] 2.00 2.00 2.10 2.10
Flop/Inst 2 2 2 2
Peak [GFlop/s] 32.00 16.00 134.40 67.20
Table 2: Theoretical peak performance of one NEON and one AVX512
vector unit in Dibona and MareNostrum4
Table 2 lists these parameters and the theoretical peak
for Dibona and MareNostrum4 in both single and double
precision vector operations.
Figure 2: Sustained performance in one core of the four versions of the
FPU_µKernel. See theoretical peak performance in Table 2.
Figure 2 shows the results measured on bothmachines.
The FPU scalar unit of Dibona peaks at 7.99 GFlop/s for
both single and double precision. The NEON vector unit
reaches 31.95 GFlop/s and 15.97 GFlop/s for single and
double precision operations, respectively, compared to
the 131.67 GFlop/s and 65.79 GFlop/s of the AVX512. The
vector length of the AVX512 ISA is four times as big as the
NEON (128 bits) which yields the dierence in sustained
performance.
3.3.3. Interconnection Network
This section evaluates the network performance of Di-
bona, which uses Mellanox Inniband EDR (IB) intercon-
nect. We compare it with MareNostrum4 which uses In-
tel Omni-Path (OPA) interconnect and Hazel Hen using
Cray’s Aries interconnect. Figure 3 reports on the y− axis
the achieved throughput as reported by the OSU bench-
marks [23] and on the x − axis the message size of the
communication. All points represent the average value of
100 repetitions of the communication.
Figure 3: OSU - Bandwidth between two processes in dierent nodes.
All three networks approach the theoretical peak while
the message size increases. It seems that OPA is consis-
tently achieving a better bandwidth than IB with message
sizes over 256 KiB. The dierence in bandwidth is also very
noticeable at message sizes around 4 KiB and 8 KiB, where
OPA almost doubles IB. In the case of Aries, the measured
bandwidth is consistently lower than for the other two as
expected from the theoretical peak bandwidth. Looking
at the best case for each network, Intel’s OPA and Mel-
lanox IB achieve almost peak bandwidth (∼95%) while
Cray’s Aries reaches∼90% of the theoretical peak. Please
note that MareNostrum4 and Hazel Hen are production
clusters with great network trac. This translates to a
big variance in our measurements and a possible drop
in sustained bandwidth. It seems that measured band-
width of OSU in Dibona stales around 8 and 16 KiB but
then goes up to 10 GB/s for larger message sizes. This
behavior is consistent throughout multiple pairs of nodes
and between executions. We do not have an explanation
for these measurements at the time of writing this docu-
ment.
We repeated the PingPong tests for multiple pairs of
nodes to spot if we had systematic weak links on the Di-
bona cluster. Figure 4 shows a map where the x − axis
represents the rst node in the pair; the y − axis repre-
sents the second node in the pair, and each cell is color-
coded to represent measured bandwidth. We present the
measurements for message sizes of 4 KiB. There is a recur-
ring pattern along the diagonal where pairs of nodes have
higher bandwidth. This is due to the network topology.
The pairs of nodes with higher bandwidth are connected
to the same switch (L1) as described in Section 3.3. Pairs
of nodes that are physically farther apart achieve 10 %
less bandwidth than pairs of nodes that are close.
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Figure 4: Weak links in the Dibona network. Message size: 4 KiB. Axis
correspond to nodes. In color code the bandwidth [MB/s].
3.4. Rooine Model
After measuring the sustained bandwidth and the
oating point throughput of the ThunderX2 processor and
the Skylake powering the MareNostrum4 supercomputer,
we provide in Figure 5 the rooine model [24] of the two
systems.
Figure 5: Rooine model for Dibona (red) and MareNostrum4 (blue).
As the reader can easily recognize, the dierent archi-
tectural conguration of the ThunderX2 CPU allows to ex-
plore a slightly dierent conguration space. The area in
red is indeed a conguration space enabled by the mem-
ory sub-system (8 memory channels) not reachable with
current x86 architectures (oering 6 memory channels).
As counterpart, the area highlighted in blue is the space
where highly vectorizable codes can take advantage of
the wider SIMD units on x86 systems (AVX512) compared
to the Arm NEON extension. We expect that this plot can
be insightful for HPC application engineers who know the
arithmetic intensity of their application. As we will see in
Section 6, more complex applications, such as Alya, seem
to take more advantage of the slightly higher memory
bandwidth than the wider vector units. The reader should
be also warned that a big fraction of this comparison de-
pends on the maturity of the system software tools, in
particular compilers, as we will see e.g., in Section 4.1.
4. Application Characterization
In this section we describe three scientic applica-
tions we tested on Dibona and on the other HPC plat-
forms introduced in Section 3. The idea is to provide a
short description and a computational characterization
of the codes, together with a performance evaluation at
small scale (one or two compute nodes). Despite in sev-
eral cases the complexity of the codes does not allow a
ne grained benchmarking, we try to provide quantita-
tive observations of computational features helping un-
derstanding the behaviour of the applications at scale.
4.1. Alya
Alya [25] is a high-performance computational me-
chanics code developed at the Barcelona Supercomput-
ing Center. Alya can solve dierent physics including
incompressible/compressible turbulent ows, solid me-
chanics, chemistry, particle transport, heat transfer and
electrical propagation.
Alya is part of the Unied European Applications
Benchmark Suite (UEABS) of PRACE, a set of twelve codes
scalable, relevant and with data sets which can realis-
tically be run on large systems, thus complies with the
highest standards in HPC.
Alya parallelization include both distributed memory
(MPI) and shared memory (OpenMP, OmpSs).
Figure 6: Trace of Alya with highlight of the main computational phases.
In this work we will simulate an incompressible turbu-
lent ow and the transport of Lagrangian particles with
Alya. In particular, we will simulate the air through the
human respiratory system when doing a rapid inhalation
and the transport of the inhaled particles [26].
In Figure 6 we can see a trace including one time step
of the respiratory simulation with Alya. On the x-axis is
represented the time and on the y-axis the dierent MPI
processes. The color indicates the phase that is being
executed and white corresponds to MPI communication.
The matrix assembly, algebraic solver and subgrid scale
correspond to the computation of the uid (the velocity
of the air) and the particles correspond to the computa-
tion of the transport of particles.
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In the trace we highlight which are the most time con-
suming phases while in Table 3 we quantify the percent-
age of the total time spent in each of the phases.
Phase % Time I
Matrix assembly 40.84% 0.09
Solver1 16.13% 0.03
Solver2 4.20% 0.12
SGS 21.43% 0.07
Particles 3.37% 0.05
Table 3: Percentage of the total execution time and arithmetic intensity
for dierent phases of the respiratory simulation executed with 96 MPI
processes.
The rightmost column of Table 3 shows the arithmetic
intensity I for each phase. The arithmetic intensity is a
metric common in the HPC community, that character-
izes the application with no (or very little) dependence on
the hardware platform where it will run. The arithmetic
intensity I is dened as I = WD , where W is the number
of oating point operations executed by the application
(i.e., computational workload) while D is the number of
bytes that the application exchanges with the main mem-
ory (i.e., the application data set). We measuredW as the
number of double precision operations reported by the
CPU counters. Also, we measured D = (L + S) · 8, where
L is the number of load instructions and S is the number
of store instructions on double precision data values (8
bytes) measured reading hardware counters of the CPU.
We show in Table 3 the values of I , arithmetic intensi-
ties, of the dierent phases of Alya, ranging from 12 bytes
transferred per hundred oating point operations in the
rst type of solver to 3 bytes transferred per hundred
oating point operations in the second solver of Alya.
4.1.1. Experimental setup
The experiments presented in this section have been
performed on one and two nodes of Dibona comparing
Arm and x86 technologies. The idea is to provide a small-
scale evaluation and compare at the same time hardware
platforms and compiler solutions. The software congu-
ration employed in this section is presented in Table 4.
Platform Compiler MPI version
Dibona Arm GNU 7.2.1 OpenMPI 2.0.2.11
Dibona Arm Arm 18.4.2 OpenMPI 2.0.2.14
Dibona x86 GNU 7.2.1 OpenMPI 2.0.2.10
Dibona x86 intel 2018.1 OpenMPI 2.0.2.10
Table 4: Software environment employed on dierent platforms
For coherency and simplicity when analyzing the re-
sults in all the experiments, we use the MPI only version
of the Alya code (version r8941). Production simulations
can run for up to 105 time steps. The results presented
in this evaluation have been obtained averaging 10 time
steps like the one shown in Figure 6. Statistical variability
of the measurements is below 1%, so we choose not to
pollute plots with error bars.
We simulate as test case the human respiratory system
and the transport of particles that are inhaled. This im-
plies the solution of the incompressible uid ow as well
as the Lagrangian particle tracking. The mesh used in our
experiments is a subject specic geometry including from
the face to the seventh branch generation of the bron-
chopulmonary tree. The mesh is hybrid with 17.7 millions
elements including prisms, tetrahedral and pyramids. We
inject 400.000 particles during the rst time step of the
simulation through the nasal orice.
4.1.2. Node-to-node comparison on Dibona
We performed a small scale comparison of Alya exe-
cuting on one and two nodes of both architectures avail-
able on Dibona, Arm ThunderX2 and x86 Skylake. For each
platform we will use two compilers, GFortran and the ven-
dor specic one (i.e. ifort compiler from the Intel suite or
LLVM-based Arm HPC Compiler), the version of each one
can be found in Table 4.
Figure 7: Performance of Alya running on one and two Arm nodes (Thun-
derX2) and two x86 nodes (Skylake) of Dibona.
In Figure 7 we report the elapsed time of a time-step,
computed as the average of 10 time steps (as depicted in
Figure 6) when running with dierent compilers on one
and two Dibona nodes. The reader can notice that in gen-
eral vendor specic compilers deliver better performance
on both architectures, 34% average improvement on Arm
ThunderX2 and 37% average improvement on x86 Skylake.
We can also see that the absolute performance of the
Arm ThunderX2 nodes is 30%worse when comparing runs
compiled with GFortran on dierent architectures. In all
cases the eciency when going from one to two nodes is
between 90 an 96%.
4.2. LBC
LBC is a Lattice Boltzmann code written in Fortran. In
addition to the rst-level MPI domain decomposition, it
implements an additional second-level domain decom-
position, which is suitable for tasking. We used the
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pure-MPI version of LBC to compare node-to-node per-
formance between Dibona and the Cray XC40 Hazel Hen
installed at HLRS.
4.2.1. Experimental setup
The following details regarding the experimental setup
are common to LBC experiments and performance data
reported below. The experiments have been performed
on Dibona, both on ThunderX2 and Skylake partitions, as
well as on Hazel Hen.
Dibona’s and Hazel Hen’s hardware and software stack
is described in Section 3.3 and 3.2, respectively. On the
ThunderX2 partition, we used the GCC compiler v7.2.1 and
Open MPI v2.0.2.14. On Hazel Hen, we have used the GNU
Programming environment version PrgEnv-gnu/6.0.4 with
GCC v7.2.0 (rather than the default v7.3.0) and Cray MPICH
v7.7.3.
Each data point in this section’s gures corresponds
to the arithmetic mean over a sample of at least 20 time
measurements. We have also calculated the standard de-
viation of the sample as error estimates. However, we do
not plot error bars, as they are usually small and would
only crowed the gures. In cases were errors are substan-
tial, we mention this fact in the text.
In the Lattice Boltzmann community, the underlying
grid cells are often referred to as lattice elements. Also,
the usual metric for performance is number of lattice
updates per time interval measured in units of MLUP/s
(mega lattice updates per second, 106 lattice updates per
second). This metric is reported by the application at the
end of the run. Note that LBC disregards the initialisation
phase and other overhead when reporting performance.
For comparison purposes, the problem size of all ex-
periments is chosen such that the number of lattice el-
ements per core present on the node is nC = (256 ×
256 × 32). The problem sizes assigned to each node is
nN = nC · C , where C is the number of cores per node.
We call pN the 3-dimensional domain decomposition of
C that represents the MPI ranks assigned to each node.
The memory requirement is roughly proportional to the
total number of lattice elements (including one ghost cell
at each boundary); each lattice elements stores 41 dou-
ble precision oat numbers. Table 5 shows the domain
congurations for each of the cluster.
The code was run for 10 timesteps without any interme-
diate output. This proved suciently large for accurate
time measurements.
4.2.2. Node-to-node comparison on Dibona and Hazel
Hen
In order to evaluate the computing capabilities and
energy eciency of the Arm platform, we compared the
pure-MPI version of LBC on a single node of Dibona and
Hazel Hen, respectively.
We assume that the MPI communication within a sin-
gle node will have little impact on the performance of
the code. Single-core runs were disregarded, as one core
Figure 8: Strong scaling experiments with LBC on a single node of Dibona
comparing between ThunderX2 and Skylake nodes. The gure shows
speedup with respect to a single core run as a function of number of
cores (top) and parallel eciency (bottom).
is not sucient to saturate the available memory band-
width on either system, and such performance measure-
ments would overestimate and obfuscate the real appli-
cation performance in production runs.
We performed 30 runs of LBC on eachmachine. In order
to get a representative result, at most ve runs were done
within the same job, and jobs were distributed over two
or more days.
The performance of single-node runs is reported in Ta-
ble 5 in terms of the application specic metric. Note
that the error is just above 1% at most. The node perfor-
mance of Dibona ThunderX2 is thus roughly 65% higher
than that of Hazel Hen; at the same time, the number of
cores per node is roughly 160% higher. Similarly, com-
pared to Dibona Skylake, the performance is roughly 6%
lower, but using more cores. This indicates that, propor-
tionally, Haswell cores on Hazel Hen and Skylake cores on
Dibona outperform ThunderX2 cores on Dibona.
In addition we performed a strong scaling experiment
on single-nodes for Dibona’s ThunderX2 and Skylake par-
titions. MPI ranks have been placed to spread evenly
across NUMA domain to best utilise the available mem-
ory bandwidth. The result is illustrated in Figure 8. While
both kinds of nodes have similar core count, the Thun-
derX2 partition retains higher strong scaling eciency.
This suggest that the ThunderX2 memory systems is rela-
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Dibona Hazel Hen
CPU ThunderX2 Skylake Haswell
Cores per node 64 56 24
nN , domain size per node 512×512×512 512×512×448 512×512×192
pN , domain decomposition 2×2×16 2×2×14 2×2×6
Memory requirement 41GiB 36GiB 16GiB
Performance [MLUP/s] 265.36± 3.04 281.90± 0.54 160.96± 1.29
Energy e. [MLUP/J] 0.4082± 0.0051 0.6142± 0.0008 0.4658± 0.0055
Table 5: Summary of single-node experimental results for LBC.
tively better suited for memory bound workloads such as
LBC.
4.3. Tangaroa
Tangaroa is a C++ application that simulates uid dy-
namics in a way suitable for computer animation. Its re-
sults are not meant to be physically correct but only vi-
sually plausible. The simulation progresses by analysing
the behaviour of a large amount of particles in discrete
time steps. The 3D space that contains the particles is
partitioned in several ways to permit a parallel execu-
tion of the simulation. At a rst level Tangaroa creates
an MPI task to simulate the particles in each partition.
It can further partition the space assigned to each MPI
task into solver objects that can be run in parallel by
threads, although this evaluation uses exclusively MPI
paralellism. Particle position, velocity and other prop-
erties are calculated with single precision oating point
arithmetic (float).
4.3.1. Experimental setup
The experiments required for this evaluation were run
on three dierent platforms. The node-to-node exper-
iments compare several aspects of a ThunderX2 node
of Dibona with MareNostrum4 node. The energy eval-
uation uses a Skylake node of Dibona instead of the
MareNostrum4 node. To perform a multi-node compar-
ison, Tangaroa was run in Dibona’s ThunderX2 partition
and in MareNostrum4. Sections 3.3 and 3.1 cover the hard-
ware and software stack details of these machines. For
the ThunderX2 nodes of Dibona we tested GCC v7.2.1 and
OpenMPI v3.1.2 and Arm Clang 19. For the Dibona Skylake
node GCC v7.3.0 with OpenMPI v2.0.2.10 and ICC 2018.1 with
impi 2018.0 were used. And in MareNostrum4 we build
Tangaroa with GCC v7.2.0 and OpenMPI v3.1.1 as well as
with ICC 2018.1 and IntelMPI 2017.4.
The data presented in the following gures considers
the actual simulation of the particles as the region of in-
terest; job setup and data allocation times are not taken
into account. Tangaroa tries to hide communication as
much as possible, therefore computation is very intense
in this region. Single node experiments were made on
dedicated nodes, meaning that intra-node MPI commu-
nication was not perturbed by trac from other appli-
cations. Also, since execution times range from tens of
minutes to hours, the perturbation from the OS is con-
sidered negligible. Each data point shown is the average
of ve independent executions. In all experiments, the
I/O operations were disabled to avoid interference with
dierent technologies of network lesystems and so im-
prove the accuracy of the measurements.
The dataset represents a fairly even distribution of
around 12 million particles in a box shaped domain. The
internal representation of these particles is at least 1.5 GB;
there are other data structures whose size is not directly
proportional to the number of particles. The size of the
dataset is enough to justify using several hundred pro-
cesses, although a larger one would allow better scala-
bility.
4.3.2. Node-to-node comparison on Dibona and Skylake
To characterise the performance of the Dibona nodes,
a set of executions of Tangaroa were made on a single
node, both in Dibona and MareNostrum4.
The rst experiment compares the performance of full
nodes, meaning that the same problem is divided into
all the cores in each node. The domain containing the
particles must be adequately divided between the cores.
To accommodate the number of cores in MareNostrum4,
we chose an irregular domain decomposition, which led
to a reasonably even distribution of particles per core.
Experiments with regular domain decompositions did not
improve the load balance.
Dibona Mare-
Nostrum4
CPU ThunderX2 Skylake
Cores/node 64 48
Domain decomposition 4×2×8 4×2×7
Particles/core 194240± 21760 257960± 30040
Compiler GCC Clang GCC ICC
Simulation time [s] 101.30 93.77 81.63 91.63
IPC 1.64 1.66 2.62 2.47
Table 6: Node-to-node comparison for Tangaroa on Dibona (Arm) and
MareNostrum4 (x86).
Table 6 summarises the results of this experiment. The
rst two columns of the table show that the Arm com-
piler (Clang) is 7% faster than GCC. Since the Instruc-
tion per Clock-cycle (IPC) is practically the same while
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the number of SIMD instructions executed when running
the binary generate with the Arm compiler is higher than
with GCC, we can conclude that the higher performance
of the Arm compiler is due to a better use of the vec-
tor units. In MareNostrum4 however, it is GCC that gives
the best performance; through an improvement of the
IPC and a higher number of SMID instructions, it man-
ages an 11% reduction of the execution time compared
with ICC. Comparing both platforms, it can be seen that
although MareNostrum4 has 33% less cores than Dibona,
it manages to give a 15% better performance. This indi-
cates that the computing power of each Dibona core is
substantially less, but that their increased count is not
enough to overcome this limitation.
The second experiment is a strong scaling test con-
tained within a single node. Process pinning was set to
interleaved in order to maximise memory bandwidth util-
isation. The results are shown in Figure 9, where it can be
seen that both machines diverge from the ideal scaling.
This is because each process of Tangaroa must commu-
nicate the particles close to the subdomain border to the
neighbouring processes. Meaning that as the number of
processes is increased so does the amount of data that
must be transmitted. This has amore noticeable eect on
the scalability of Skylake since it has two memory chan-
nels less than Dibona.
Figure 9: Strong scaling of Tangaroa within Dibona and MareNostrum4
nodes. The baseline is the time of a single core execution.
The results are shown in Figure 9, where it can be seen
that both machines diverge from the ideal scaling. This
is because each process of Tangaroa must communicate
the particles close to the subdomain border to the neigh-
bouring processes. Meaning that as the number of pro-
cesses is increased so does the amount of data that must
be transmitted. This has eect is slightly more noticeable
on the scalability of MareNostrum4 since it has two mem-
ory channels less than Dibona.
5. Energy Considerations
In this section we report energy measurements with
the goal of comparing the energy eciency of state-of-
the-art HPC architectures based on Arm and x86 CPUs.
Our method has the following unique strengths: i) we
employ complex production codes and not only bench-
marks; ii) since the system integrator of the Dibona
system (Atos/BULL) is the same for nodes powered by
Arm and x86, the computational nodes share a common
power monitoring infrastructure and the location of en-
ergy consumption sensors within the system is the same,
so we can assure fair measurements. iii) As we employ
production systems, we are able to collect energy gures
as users, testing the actual accessibility to the energy in-
formation and providing gures gathered on nal produc-
tion system rather than on a specialized test bench.
We measured energy consumption for our three ap-
plications on Dibona’s ThunderX2 and Skylake partitions.
For LBC we also determined energy consumption on Hazel
Hen at the node level. However, the exact location of
the energy consumption sensor is dierent from Dibona’s
and thus energy consumption readings might include a
dierent set of hardware components. All systems we
used for our experiments oered the possibility to mea-
sure the energy to solution of runs or portion of the code
with no interference with the performance of the applica-
tion monitored. We consider therefore the energy to so-
lution as the relevant metric for our study in this section.
Unless otherwise noted, we use the same experimental
setup as described in the previous sections.
5.1. Alya
For Alya, we report in Table 7 the energy to solution in
kJ of 10 time-steps of the respiratory simulation intro-
duced in Section 4.1. Each column report the energy con-
sumption when running a binary generated either with
the GNU compiler suite or with vendor specic compil-
ers, Arm HPC compiler for Arm ThunderX2 and Intel Suite
for x86 Skylake.
As highlighted when analyzing the performance in Sec-
tion 4.1.2, the vendor specic compilers allow to solve the
same problem with less energy. It is interesting to see,
that the compute nodes based on Arm ThunderX2 obtain
the best energy to solution despite the fact that they are
not faster than the Skylake ones. This observation is in-
dependent of the compiler used, Arm ThunderX2 nodes
are more ecient than Skylake ones when using both
generic and vendor specic compilers.
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Table 7: Energy to solution in kJ for the same Alya use case. Comparison
among dierent compilers / architectures.
Table 8: Execution time for a time-step in s for the same Alya use case.
Comparison among dierent compilers / architectures.
In Table 8 the reader can compare the elapsed time
in s for the same Alya case. Analyzing the performance at
scale, it is interesting to note that running the same sci-
entic simulation with the ArmHPC Compiler is 10% faster
than using GFortran, but its overall energy consumption
is 30% lower with the vendor specic compiler than with
the GNU compiler suite.
As described in Section 4.1, Alya is a complex scientic
code composed of several phases with dierent compu-
tational characteristics (see Table 3 for details). Even if
the x86 CPUs are ∼ 30% faster than ThunderX2, it is very
likely that from the energy point of view the simulation
we studied can take more advantage of the 30% higher
memory bandwidth oered by the architectural choice
implemented by Marvell in the ThunderX2 than the 4×
wider SIMD unit oered by the x86 Skylake CPU.
Moreover, if we compare the execution in Arm Thun-
derX2 nodes using the Arm HPC Compiler and the execu-
tion in Skylake ones using GFortran, the time-to-solution
is very similar, but the energy consumption is 39% less in
the Arm ThunderX2 nodes.
5.2. LBC
We measured the energy to completion in Joules. LBC
has a relatively long initialisation phase, which is disre-
garded in the application’s own performance measure-
ment. For simplicity and consistency between Dibona and
Hazel Hen, we chose to read out the energy consumption
counters only at the beginning and the end of the appli-
cation. In order to decrease the impact of the initialisa-
tion phase on the energy reading, we increased the num-
ber of timesteps from 10 to 500 for these measurements.
We expected that the initialisation phase accounts for
less than a few percent of the energy consumption, which
has been conrmed by varying the number of timesteps.
Note that the error reported below is the statistical stan-
dard deviation of the measurement sample and does not
include this initialisation bias.
We have chosen to report energy eciency in terms
of lattice updates (i.e., work done) per consumed en-
ergy. For Dibona ThunderX2, the energy eciency
is (0.4082± 0.0051)MLUP/J, for Dibona Skylake it is
(0.6142± 0.0008)MLUP/J, and nally the energy e-
ciency for Hazel Hen is (0.4658± 0.0055)MLUP/J. The
statistical error is just above 1 percent at most. The results
show that for this particular code, the energy eciency of
Dibona ThunderX2 in terms of the domain-specic met-
ric MLUP/J is lower than that of Hazel Hen and Dibona
Skylake. Note, that these energy measurements relate to
the whole node and dierent platforms. It is therefore
not possible to make strong statements about the rela-
tive energy eciency of the underlying processor archi-
tecture.
All single node experimental results gathered for LBC
are summarized in Table 5.
5.3. Tangaroa
As with the execution times, the energy measurements
of Tangaroa are constrained to the simulation phase. Ta-
ble 9 shows that for each platform the energy consump-
tion is almost proportional to the execution time. This is a
consequence of the eort Tangaroa makes to hide com-
munication delays and achieve a sustained IPC. There-
fore, the compilers that give the best time also improve
the energy consumption. Between the two platforms, the
table shows that although the simulation time in a single
node is 67% longer for Dibona, the energy consumed in
the region of interest is only 1.5% higher.
ThunderX2 Skylake
Compiler GCC Clang GCC ICC
Elapsed time [s] 101.16 93.77 55.84 61.20
Energy [kJ] 27.38 25.17 24.78 27.69
Table 9: Dibona single node measurements of time and energy to solu-
tion for Tangaroa.
6. Scalability
The evaluation of the Dibona platform has been per-
formed so far at small scale. We focused in fact in testing
one or two compute nodes. However Arm-based compute
nodes are being considered as building-blocks of larger
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systems to progress towards Exascale computing. There-
fore, we analyse in this section our three applications in
a multi node context, as we think a study at the scale of
thousand of cores reveals valuable insights for extrapo-
lating performance for larger systems.
We use three metrics in this section, the elapsed time,
that gives the idea of the fastest option, the speedup and
the eciency that helps understand the how well does
the code scale on a given system.
In this section the eciency E has been computed as
follows: E = t1ti·i , where t1 is the execution time when
running with one node and ti is the execution time when
running with i nodes.
6.1. Alya
To study the scalability of Alya we simulated the res-
piratory system partitioning the problem up to 32 nodes
(strong scaling). For this study we use the Dibona Thun-
derX2 cluster and MareNostrum4 as a state-of-the-art
Tier-0 HPC comparison. The results reported are com-
puted as the average of 10 time steps using the pure MPI
version of Alya.
Figure 10: Scalability of the execution time of Alya respiratory use case
on Dibona and MareNostrum4 using dierent compilers.
In Figure 10 we can study the execution time per time
step in seconds. For each platform we use two congura-
tions, the vendor specic one (Intel 2018 and Arm Com-
piler 18.4) and the generic one (GNU 7.2.1). It is important
to notice that all the comparisons are done node to node.
We can observe that in all the cases the vendor specic
compiler outperforms the generic one. The solution that
delivers best performance is the Dibona ThunderX2 clus-
ter with the Arm HPC compiler. The performance of the
Intel version in MareNostrum4 obtains a similar perfor-
mance to the best one in all the cases. We can also see
that the two versions using the generic GNU compiler per-
form worse. Up to four nodes their performance is very
similar, for more than four nodes the performance of GNU
version in MareNostrum4 drops.
In Figure 11 we show the parallel eciency obtained by
each run. The two runs with the vendor specic compilers
Figure 11: Parallel eciency of Alya respiratory use case on Dibona and
MareNostrum4 using dierent compilers.
are the ones obtaining worse parallel eciency, although,
are the fastest ones as we have seen in Figure 10. This is
a common eect when computing metrics over dierent
references.
Moreover, we can see that the parallel eciency of the
Arm compiler version in Dibona is better than the one ob-
tained by the Intel compiler in MareNostrum4. This can be
an eect of the congestion of the network generated by a
higher trac on a production machine such as MareNos-
trum4 and the larger diameter of the network. Compar-
ing the runs with GNU compilers in both platforms, we
observe again that Dibona obtains a better parallel e-
ciency.
6.2. LBC
The code LBC is intended to be used for large prob-
lems. At the time of data acquisition, only 16 nodes of
Dibona ThunderX2 were regularly available. In order to
study scalability across nodes, we have therefore decided
to perform a weak scaling experiment. Strong scaling
would be expected to become necessary at larger scales
only. We compare result obtained on Dibona ThunderX2
and Hazel Hen. We abstained from doing scaling experi-
ments on Dibona Skylake, as less than four nodes of Di-
bona Skylake have been available to us.
For the weak scaling experiment, we have kept the
problem size per node nN the same as in the single-node
runs presented above (see Table 5). Due to the setup of
the spatial domain decomposition, node counts need to
be powers of 4. We performed at least 20 runs of LBC on
each machine. In order to get a representative result, at
most 10 runs were done within the same job, and jobs
were distributed over 2 days, in most cases. Again, we
use the application specic metric MLUPS as a proxy for
performance. Unless stated otherwise, the statistical de-
viation of measurements is at most 1%.
The results of a weak scaling experiment on Dibona
ThunderX2 and Hazel Hen are illustrated in Figure 12
where we plot the weak scaling speedup (top) and e-
ciency (bottom) with respect to a single node.
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Figure 12: Weak scaling of LBC on Dibona and Hazel Hen. The gure on
top shows speedup with respect to the baseline of one node as a func-
tion of nodes. The gure on the bottom shows the parallel eciency.
When increasing the number of nodes from 1 to 4 and
16, the scaling eciency on Hazel Hen drops steadily to
roughly 86%. Contrary to that, on Dibona the scaling ef-
ciency at 4 nodes stays almost ideal at 99%, but drops
sharply to 81% at 16 nodes. At the same time, variation
between runs increases, which leads to unusually large
error bars of 5%.
It is worth noting that the problem size per node is
larger on Dibona than on Hazel Hen, but the amount
of data moved between nodes is the same. Thus, the
MPI communication time is relatively more important on
Hazel Hen than on Dibona. This is reected in the data by
the relatively strong decline of scaling eciency on Hazel
Hen. The results on Dibona at larger scales are incon-
clusive. In particular, it remains unclear why the perfor-
mance drops so sharply at 16 nodes.4
6.3. Tangaroa
With Tangaroa, a strong scaling experiment was made
to evaluate the behaviour of Dibona on a multi-node sce-
nario. For comparison an equivalent experiment was run
on MareNostrum4. The results of these experiments are
4Note to reviewers: just before submitting the paper, be recognised
this to be a well-understood hardware issue. We will repeat measure-
ments and add them to the next revision of the paper. We do no longer
expect any sharp drop in scalability.
shown in Figure 13, and the base times for the single node
executions appear in Table 6.
Figure 13: Strong scalability test of Tangaroa in Dibona and MareNos-
trum4.
It is apparent that scalability is far better in Dibona.
Note that the eciency of the 16 node execution in
MareNostrum4 is close to 50%, despite the nodes and the
network being superior to Dibona. The reason behind this
eect is twofold, rst the size of the problem is not big
enough for such a large number of processes, leading to
computation bursts in the range of 100 ms. And second,
since MareNostrum4 is a production machine, network
trac is signicantly higher than in Dibona. As a con-
sequence the transmission delays are in the same order
of magnitude as the computation bursts and Tangaroa is
unable to hide them.
7. Conclusions
In this paper we analyze the performance of the latest
Arm-based CPU targeting the High-Performance Comput-
ing market, Marvell (former Cavium) ThunderX2. While
in the rst part of the paper we focus on pure micro-
benchmarking, in the second part we analyze the perfor-
mance of three complex scientic applications at scale,
Alya, LBC and Tangaroa.
Alya is the most complex code of the set and its anal-
ysis shows a scalability comparable to MareNostrum4,
a state-of-the-art HPC supercomputer installed at the
Barcelona Supercomputing Center. The performance of a
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single Arm-based node with the simulation under study
is ∼ 30% lower than the one delivered by a high-end
server-class compute node based on x86 Skylake. The
performance at scale on Dibona andMareNostrum4, how-
ever, are comparable when using the vendor specic
compilers. Also, from the energy point of view, we showed
in Table 7 that, using the vendor specic compiler, the
ThunderX2 compute nodes deliver the solution of the
same problem using less power than Skylake compute
node.
LBC scales better within a ThunderX2 compute node
than a Skylake. This result is possibly related to a higher
eective memory bandwidth due to the presence of mul-
tiple memory streams (see Figure 5 and Figure 1).
Although the performance of Tangaroa is better on x86
Skylake processors, its scalability is slightly better in the
ThunderX2 node. As with LBC, this likely to be attributed
to the higher number of memory channels. It is notewor-
thy that the energy consumption of the ThunderX2 node
is equivalent to that of the Skylake.
Concerning scalability, Dibona delivers good scaling
across nodes with all applications. The network of Dibona
has a low diameter compared to the other systems con-
sidered in the paper: MareNostrum4 and Hazel Hen are
production clusters with higher diameter and heavy traf-
c generated by many users. While scalability tests on Di-
bona have been performed with low interfering network
load, runs on MareNostrum4 and Hazel Hen were car-
ried out during during normal operation with fully loaded
network. On the other hand, the reader must recognise
that Dibona’s Inniband interconnection is at the level of
state-of-the-art HPC systems, as seen in Figure 3.
While working on the evaluation cases for this paper,
it became quite clear that the software stack, in partic-
ular the compiler, but also the various parallel runtime
systems such as MPI and OpenMP, have a large impact
on the performance and energy eciency of the vari-
ous codes. This is particularly true for new hardware
such as Arm-based CPUs were the software stack is evolv-
ing faster than for other established architectures. As
lessons learned / guideline that we can provide to the
reader about an ecient use of Exascale systems, is thus
to improve substantially the software stack in a timely
manner – something that requires signicant eort from
all stakeholders. As pointed out by Banchelli et al. in [27],
we conrm that the software stack for Arm-based sys-
tem is denitely mature for performing production sim-
ulations at scale with the same level of complexity and
productivity as in any other HPC cluster.
We based our study of the energy eciency from the
nal user point of view, but we think our observations
can be useful also for HPC facility managers. We consider
in fact the total energy consumption of large simulations
(energy to solution) as reported by the system. On Dibona
we leveraged a fair energy measurement setup, since Arm
and x86 boards have been developed by the same inte-
grator and sensors have been placed in the same spots
on the boards. As expected our energy measurements
have been strongly aected by the maturity of the sys-
tem software. The use of vendor specic compilers, for
example, delivers not only better performance, but also
lower energy to solution. Even if we are conscious that a
ne grained power monitoring of each component of the
board or even of the CPU could deliver dierent insights,
we consider our approach solid enough to draw global
performance and energy conclusions. In this sense, we
consider the example of Alya a clear successful story for
the energy eciency and the scalability of Arm systems
on a complex production code. As shown in Tables 7 and 8
we showed in fact that the same simulation can be car-
ried out on Dibona 10% slower, but saving 30% energy
budget compared to x86 systems.
The NEON SIMD unit of the ThunderX2 CPU has a vector
width of 128 bit as opposed to the Intel AVX512 SIMD unit
oering a 512 bit vector register. While the performance of
ThunderX2 FPU is comparable, the Skylake outperforms
ThunderX2 as seen in section 3.3.2 for synthetic bench-
marks. Also, our application benchmarks show that the
performance of single cores of ThunderX2 is often com-
paratively lower than Skylake. This is mitigated by the
high number of cores and the higher number of mem-
ory channels per socket. We expect the situation will
soon change when the new Scalable Vector Extension
by Arm [28] will be implemented in some real hardware,
however we keep this discussion for a future work. Glob-
ally, we think that the architectural point explored with
the ThunderX2 CPU is extremely relevant for the research
of a path toward Exascale. In our view it shows that
for complex applications, such as Alya, the performance
penalties introduced by a smaller SIMD unit can be com-
pensated by higher memory bandwidth and, more in gen-
eral, it allows programmers and integrators to explore an
innovative architectural design point able to deliver de-
cent performance in a competitive power envelope.
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